From the INTERNATIONAL PRELIMINARY EXAMINING AUTHORITY

To: MARK A. HAYNES **HAYNES & DAVIS** 2180 SAND HILL ROAD, SUITE 310 MENLO PARK, CALIFORNIA 94025-6935

PCT

NOTIFICATION OF TRANSMITTAL OF INTERNATIONAL PRELIMINARY **EXAMINATION REPORT**

(PCT Rule 71.1)

Date of Mailing (day/month/year)

12 JUL 1995

Applicant's or agent's file reference

TCOM1009(WO)

IMPORTANT NOTIFICATION

International application No.

International filing date (day/month/year)

Priority Date (day/month/year)

PCT/US93/12652

28 DECEMBER 1993

02 FEBRUARY 1993

Applicant

3COM CORPORATION

- The applicant is hereby notified that this International Preliminary Examining Authority transmits herewith the international preliminary examination report and its annexes, if any, established on the international application.
- A copy of the report and its annexes, if any, is being transmitted to the International Bureau for communication to all the elected Offices.
- Where required by any of the elected Offices, the International Bureau will prepare an English translation of 3. the report (but not of any annexes) and will transmit such translation to those Offices.

4. REMINDER

The applicant must enter the national phase before each elected Office by performing certain acts (filing translations and paying national fees) within 30 months from the priority date (or later in some Offices)(Article 39(1))(see also the reminder sent by the International Bureau with Form PCT/IB/301).

Where a translation of the international application must be furnished to an elected Office, that translation must contain a translation of any annexes to the international preliminary examination report. It is the applicant's responsibility to prepare and furnish such translation directly to each elected Office concerned.

For further details on the applicable time limits and requirements of the elected Offices, see Volume II of the PCT Applicant's Guide.

Name and mailing address of the IPEA/US

Commissioner of Patents and Trademarks

Washington, D.C. 20231

Authorized officer

ACHRISTOPHER B SHIN

Telephone No. (703) 305-9600

PATENT COOPERATION TREATY

PCT

INTERNATIONAL PRELIMINARY EXAMINATION REPORT

(PCT Article 36 and Rule 70)

Applicant's or agent's file reference		
TCOM1009(WO)		ce Notification of Transmittal of International reliminary Examination Report (Form PCT/IPEA/416)
International application No.	International filing date (day/month	h/year) Priority date (day/month/year)
PCT/US93/12652	28 DECEMBER 1993	. 02 FEBRUARY 1993
International Patent Classification (IPC) IPC(6): G06F 13/24 and US Cl.: 395	or national classification and IPC /275	
Applicant 3COM CORPORATION		
This international prelimina Examining Authority and is	ary examination report has bee transmitted to the applicant according	n prepared by this International Preliminary rding to Article 36.
2. This REPORT consists of a	total of <u>5</u> sheets.	
(see Rule 70.16 and Sect	e basis for this report and/or sheets tion 607 of the Administrative Instr	of the description, claims and/or drawings which have containing rectifications made before this Authority. uctions under the PCT).
These annexes consist of a to	tal of L sheets.	
3. This report contains indication	is relating to the following items:	
I X Basis of the repor	t	
II Priority		
III Non-establishmen	t of report with regard to novelty	, inventive step or industrial applicability
IV Lack of unity of i	invention	
V X Reasoned statemen citations and explan	at under Article 35(2) with regard to nations supporting such statement	to novelty, inventive step or industrial applicability;
VI Certain documents	cited	
VII Certain defects in t	the international application	
VIII X Certain observation	ns on the international application	
	•	
Date of submission of the demand	Date of ec	ompletion of this report
18 AUGUST 1994	19 JUI	NE 1995
Name and mailing address of the IPEA/U		
Commissioner of Patents and Tradems Box PCT Washington, D.C. 20231	irks // CHRIS	STOPHER B SHIN Jone Hill
Facsimile No. (703) 305-3230	Relephone	No. (703) 305-9600

Form PCT/IPEA/409 (cover sheet) (January 1994)*

INTERNATIONAL PRELIMINARY EXAMINATION REPORT

International application No.	-
PCT/US93/12652	

I. Bas	sis of	the report		
			basis of (Substitute sheets which have been furnished to the receiving Office in response to an invitation	
imaer	Anicie		this report as "originally filed" and are not annexed to the report since they do not contain amendments):	
			l application as originally filed.	
	X	the description,	pages (See Attached), as originally filed.	
			pages, filed with the demand.	
-			pages, filed with the letter of	
			pages, filed with the letter of	
	X	the claims,	Nos. (See Attached) , as originally filed.	
			Nos, as amended under Article 19.	
			Nos, filed with the demand.	
			Nos, filed with the letter of	
			Nos, filed with the letter of	
	x	the drawings,	sheets/fig (See Attached), as originally filed.	
	<u> </u>		sheets/fig, filed with the demand.	
			sheets/fig, filed with the letter of	
			sheets/fig, filed with the letter of	
2. The a	amend	ments have resulte	ed in the cancellation of:	
	X	the description,	pages NONE	
	X	the claims,	Nos. NONE	
	X	the drawings,	sheets/fig NONE	
3.	to go	beyond the disclo	stablished as if (some of) the amendments had not been made, since they have been considered source as filed, as indicated in the Supplemental Box Additional observations below (Rule 70.2(constant)).	i :)).
4. Add NONE		l observations, if	necessary:	
			•	

INTERNATIONAL PRELIMINARY EXAMINATION REPORT

International application No.

PCT/US93/12652

V. Reasoned statement under Article 35(2) with regard to novelty, inventive step or industrial applicability; citations and explanations supporting such statement

1.	STATEMENT			
	Novelty (N)	Claims Claims	1-30 NONE	YES
	Inventive Step (IS)	Claims Claims	8-9, 14-16, AND 18-21 1-7, 10-13, 17, AND 22-30	YES NO
	Industrial Applicability (IA)	Claims Claims	1-30 NONE	YES

2. CITATIONS AND EXPLANATIONS

I. Claims 1-7, 10-13, 17, and 22-30 lack an inventive step under PCT Article 33(3) as being obvious over Yasui et al. (5,161,228).

For claims 1-7, Yasui teaches, in figure 1, the basic claimed structure as follows:

Claims 1-7

Yasui (Fig 1)

- host

- (3)

- indication signal

- (INT0B-INT13B)

- first mask logic

- (11,12)

first memory locationsecond mask logic

- (16,4)

- second memory location

- (22a,22b)

- second memory i

- (26a,4) - (15,25a)

- interrupt means

- indication/interrupt values - content of (16,24a,4)

The main difference between the claimed structures and Yasui reference is that the reference does not expressly disclose the host system environment; however, the difference is an obvious design choice matter from the teachings of Yasui's system. As claimed, an interrupt managing/handling system is a basic and necessary part of any computer system, and a system or technique for notifying/indicating interrupts/conditions are well known and required by computer systems; as a result, one of ordinary skilled artisan can easily be motivated to utilize such well known required part of the system in the host oriented system. Therefore, it would have been obvious at the time the invention was made to one having ordinary skill in the art to utilize such well known technique, as taught by Akashi, in the claimed system for the reasons stated above.

For claims 10-13 and 17. Yasui teaches the claimed structure as follows:

ror claims 10-13 and 17,	rasui teaches the cla
Claims 10-13,17	Yasui (Fig 1)
- host	- (3)
- indication signals	- (INT0B-INT13B)
- indication mask logic	- (11,12)
- indication memory location	- (16,4)
- interrupt mask logic	- (22a,22b)
- interrupt memory location - (26a,4))
- interrupt means	- (15,25a)
(Continued on Supplemental Sheet.)	

PCT/US93/12652

VIII. Certain observations on the international application

The following observations on the clarity of the claims, description, and drawings or on the question whether the claims are fully supported by the description, are made:

- I. Claims 1-17 are objected to under PCT Rule 66.2(a)(v) as lacking clarity under PCT Article 6 because the claims indefinite for the following reason(s):
 - a) In claim 1;
- 1) In lines 3 & 9, the phrases "capable of selectively masking" are vague and indefinite (i.e., it has been held that the recitation that an element is "capable of" performing a function is not a positive limitation but only requires the ability to so perform. It does not constitute a limitation in any patentable sense. *In re Hutchison*, 69 USPQ 138.).
- 2) In line 8, it is unclear as to whether the second mask logic receives the "indication value" from the first location or the first logic.
- 3) In line 14, it is unclear as to whether the interrupt means responsive to the interrupt value from the second location or from the second logic.
- 4) In claim 1, it is unclear as to how the memory stored indication value & interrupt value are utilized by the claimed system in terms of generating an interrupt to the host, other than simply being stored in the memory locations.
 - b) In claim 10;
- 1) In lines 6, 9, & 15, the phrases "capable of selectively masking" are vague and indefinite as to whether the selective masking has actually been performed or not (i.e., it has been held that the recitation that an element is "capable of" performing a function is not a positive limitation but only requires the ability to so perform. It does not constitute a limitation in any patentable sense. In re Hutchison, 69 USPQ 138.).
- 2) In line 9, it is unclear as to where the individual indication signal is received from. What is the relationship between the "plurality of indication signals" (line 5) and "individual signals" (line 9) and "subset of individual signals". If the individual signals are not received from the counter logic, it is unclear as to how the "counter mask logic" is utilized by the claimed system in terms of presenting interrupt signals.
- c) In claim 12, "individual signal" lacks proper and clear antecedent basis (i.e., there are more than one individual signals).
- d) Claims 14-17, due to the similarity between the claims, the unclarities of the claims 10-13 are similarly applied.
 - e) In claim 22;
 - 1) In line 4, it is unclear as to whether the interface or host identifies the events.

2) In line 9, it is unclear as to what events are identified from the first indication signal; in addition, it is unclear as (Continued on Supplemental Sheet.)

INTERNATIONAL PRELIMINARY EXAMINATION REPORT

International application No.

PCT/US93/12652

Supplemental Box

(To be used when the space in any of the preceding boxes is not sufficient)

Continuation of: Boxes I - VIII

Sheet 10

I. BASIS OF REPORT:

This report has been drawn on the basis of the description, pages, 1-68, as originally filed. pages, NONE, filed with the demand. and additional amendments: NONE

This report has been drawn on the basis of the claims, numbers, NONE, as originally filed. numbers, NONE, as amended under Article 19. numbers, NONE, filed with the demand. and additional amendments:

Claims 1-30, filed with the letter of 03 May 1995.

This report has been drawn on the basis of the drawings, sheets, 1-18, as originally filed. sheets, NONE, filed with the demand. and additional amendments: NONE

V. 2. REASONED STATEMENTS - CITATIONS AND EXPLANATIONS (Continued):

- interrupt/indication values - content of (16,24a,4)

The main difference between the claimed invention and teachings of the reference is that the reference does not expressly disclose the limitation regarding the host interrupt service routine/subroutine for controlling the interrupt mask. However, such limitation is obvious from the teachings of Yasui because the Yasui reference does teach the "CPU 3" setting/writing mask data to the mask register 11 (See column 6, lines 43-59). Furthermore, having interrupt service routine or subroutine for controlling or making interrupt is a common knowledge at the time of the invention. Therefore, it would have been obvious at the time the invention was made to one having ordinary skilled in the art to utilize such well known common known knowledge (e.g., interrupt service routine/subroutine for controlling/making interrupt) for the well known purpose of controlling interrupt, as stated above.

For claims 22-30, due to the similarity between the claims, the teachings of the claims 1-7 and 10-13, 17 are similarly applied.

II. Claims 8-9, 14-16 and 18-21 meet the criteria set out in PCT Article 33(2)-(4), because the prior art does not teach or fairly suggest the claimed combination details.

US, A, 5,161,228 (YASUI ET AL.) 03 NOVEMBER 1992, See entire document (figure 1). US, A, 5,179,704 (JIBBE ET AL.) 12 JANUARY 1993, See entire document (figures 4-6).

VIII. CERTAIN OBSERVATIONS ON THE APPLICATION (Continued):

to how the stored first indication signal is utilized by the claimed system in terms generating interrupt to the host.

CLAIMS

What is claimed is:

1	 An apparatus for managing an indication signal supplied by a
2	source of indication signals to present an interrupt signal to a host, comprising:
3	a first mask logic for receiving the indication signal and capable of
4	selectively masking at least a portion of the indication signal to output an
5	indication value;
6	a first memory location, coupled to the first mask logic, for storing the
7	indication value;
8	a second mask logic, coupled to the first memory location, for receiving
9	the indication value and capable of selectively masking at least a portion of the
10	indication value to output an interrupt value;
11	a second memory location, coupled to the second mask logic, for
12	storing the interrupt value; and
13	interrupt means, coupled to the second memory location and
14	responsive to the interrupt value, for generating the interrupt signal to the host.
1	2. The apparatus of Claim 1, wherein the first memory location is
2	also coupled to the host for processing the indication value by the host.
1	3. The apparatus of Claim 1, wherein the second memory location
2	is also coupled to the host for processing the interrupt value by the host.
1	4. The apparatus of Claim 1, wherein the first and second memory
2	locations are coupled to the host for processing the indication value and the
3	interrupt value by the host in response to an interrupt signal.
1	 The apparatus of Claim 1, further comprising a first mask,
2	coupled to the first mask logic, wherein the first mask logic is responsive to the
3	first mask, and includes a first mask memory location, coupled to the host, the

4	first mask memory location responsive to a write by the host for storing the first
5	mask.
1	6. The apparatus of Claim 1, further comprising a second mask.
2	coupled to the second mask logic, wherein the second mask logic is
3	responsive to the second mask, and includes a second mask memory location,
4	coupled to the host, the second mask memory location responsive to a write by
5	the host for storing the second mask.
1	7. The apparatus of Claim 1, wherein the host comprises a first
2	condition and a second condition, the apparatus further comprising:
3	a first mask, including a first mask memory location, coupled to the
4	host, the first mask memory location responsive to a write by the host during
- 5	the first condition, for storing the first mask, and wherein the first mask logic is
6	responsive to the first mask; and
7	a second mask, including a second mask memory location, coupled to
8	the host, the second mask memory location responsive to a write by the host
9	during the second condition, for storing the second mask, and wherein the
10	second mask logic is responsive to the second mask.
1	8. The apparatus of Claim 5, wherein the first mask logic includes:
2	an AND gate having at least a first and second input and an output, the
3	first input coupled to the indication signal, the second input coupled to the first
4	mask memory location, and the output coupled to the first memory location for
5	storing the indication value
1	9. The apparatus of Claim 6, wherein the second mask logic
2	includes:
3	an AND gate having at least a first and a second input and an output,
4	the first input coupled to the first memory location, the second input coupled to
5	the second mask memory location, and the output coupled to the second

memory location for storing the interrupt value.

6

	REPLACEMENT SHEET
1	10. An apparatus for managing a plurality of indication signals
2	supplied by a source of indication signals to present an interrupt signal to a
3	host having a host processor with an interrupt service routine and a host data
4	bus, comprising:
5	counter mask logic for receiving the plurality of indication signals and
6	capable of selectively masking at least a subset of the plurality of indication
7	signals;
8	indication mask logic, coupled to the counter mask logic, for receiving
9	individual indication signals and capable of selectively masking the individual
10	indication signals to output an indication value;
11	an indication memory location, coupled to the indication mask logic, for
12	storing the indication value;
13	interrupt mask logic, coupled to the indication memory location, for
14	receiving at least a portion of the indication value and capable of selectively
15	masking at least a portion of the indication value to output an interrupt value;
16	an interrupt memory location, coupled to the interrupt mask logic, for
17	storing the interrupt value; and
18	interrupt means, coupled to the interrupt memory location and
19	responsive to the interrupt value, for generating the interrupt signal on the host
20	data bus to the host processor.

.

11. The apparatus of Claim 10, wherein the indication memory location and interrupt memory location are coupled to the host processor for processing the indication value and the interrupt value by the host processor during the interrupt service routine.

12. The apparatus of Claim 10, wherein the indication mask logic and interrupt mask logic include a first and second register, respectively, coupled to the host processor, selectively masking the individual indication signal and indication value responsive to a write by the host processor to the first or second register, respectively.

46 Rec'd P. ... 0 5 MAY1995

7	13. The apparatus of Claim 10, wherein the host includes host
2	software having a subroutine and the counter mask logic includes:
3	means for masking the subset of the plurality of indication signals
4	responsive to a host signal generated by the subroutine; and
5	means for unmasking the subset of the plurality of indication signals
6	responsive to the host signal generated by the subroutine.
	\cdot
1	An apparatus for managing a plurality of indication signals
2	supplied by a source of indication signals to present an interrupt signal to a
3	host having a host processor with an interrupt service routine and a host data
4	bus, comprising:
5	counter mask logic for receiving the plurality of indication signals and
6	capable of selectively masking at least a subset of the plurality of indication
7	signals;
8	indication mask logic, coupled to the counter mask logic, for receiving
9	individual indication signals and capable of selectively masking the individual
10	indication signals to output an indication value;
11	an indication memory location, coupled to the indication mask logic, for
12	storing the indication value ;
13	interrupt mask logic, coupled to the indication memory location, for
14	receiving at least a portion of the indication value and capable of selectively
15	masking at least a portion of the indication value to output an interrupt value;
16	an interrupt memory location, coupled to the interrupt mask logic, for
17	storing the interrupt value; and
18	interrupt means, coupled to the interrupt memory location and
19	responsive to the interrupt value, for generating the interrupt signal on the host
20	data bus to the host processor, wherein the host includes host software having
21	a plurality of subroutines and the counter mask logic includes:
22	a counter memory location containing a counter value;
23	means for incrementing the counter value in the counter
24	memory location responsive to a first host signal generated by at least
25	a first subroutine;

46 Rec'd POTA 03 MAY 1995

REPLACEMENT SHEET

26	means for decrementing the counter value in the counter
27	memory location responsive to a second host signal generated by at
28	least a second subroutine; and
29	means for masking the subset of the portion of the plurality of
30	indication signals responsive to the counter value in the counter
31	memory location.
1	15. The apparatus of Claim 14, wherein the counter memory
2	comprises a plurality of memory cells, each memory cell coupled to an OR
3	gate having an output signal masking the subset of the plurality of indication
4	signals responsive to a counter memory value.
1	16. The apparatus of Claim 15, wherein the means for masking the
2	subset of the plurality of indication signals includes a plurality of AND gates,
3	individual AND gates having at least a first and second input and an output, the
4 .	first input coupled to the subset of the plurality of indication signals and the
5	second input coupled to the output signal of the OR gate masking at least the
6	subset of the indication signal at the output of individual AND gates responsive
7	to a counter memory value.
1	17. A network adapter for transferring data between a network
2	transceiver coupled with a network, and a host system having a host
3	processor, the network adapter generating a plurality of indication signals in
4	response to network adapter events for management by the host processor to
5	present an interrupt signal to the host processor, comprising:
6	counter mask logic for receiving the plurality of indication signals and
7	capable of selectively masking at least a subset of the plurality of indication
8	signals, the counter mask logic having a first register for selectively masking
9	the subset of the plurality of indication signals responsive to the host processor
10	writing to the first register;
11	indication mask logic, coupled to the counter mask logic, for receiving
12	individual indication signals from among the portion of the plurality of indication

signals and capable of selectively masking the individual indication signals to

13

value.

output individual indication values, the indication mask logic having a second register for selectively masking the individual indication signals responsive to a write by the host processor to the second register;

an indication memory location, coupled to the indication mask logic, for storing the individual indication values and for reading by the host processor:


interrupt mask logic, coupled to the indication memory location, for receiving the individual indication values and capable of selectively masking individual indication values, the interrupt mask logic having a third register for selectively masking individual indication values to output an interrupt value responsive to a write by the host processor to the third register;

an interrupt memory location, coupled to the interrupt mask logic, for storing the interrupt value and for reading by the host processor; and interrupt means, coupled to the interrupt memory location, for generating the interrupt signal to the host processor responsive to the interrupt

18. A network adapter for transferring data between a network transceiver coupled with a network, and a host system having a host processor, the network adapter generating a plurality of indication signals in response to network adapter events for management by the host processor to present an interrupt signal to the host processor, comprising:

counter mask logic for receiving the plurality of indication signals and capable of selectively masking at least a subset of the plurality of indication signals, the counter mask logic having a first register for selectively masking the subset of the plurality of indication signals responsive to the host processor writing to the first register;

indication mask logic, coupled to the counter mask logic, for receiving individual indication signals from among the portion of the plurality of indication signals and capable of selectively masking the individual indication signals to output individual indication values, the indication mask logic having a second register for selectively masking the individual indication signals responsive to a write by the host processor to the second register;



17	an indication memory location, coupled to the indication mask logic, for
18	storing the individual indication values and for reading by the host processor;
19	interrupt mask logic, coupled to the indication memory location, for
20	receiving the individual indication values and capable of selectively masking
21	individual indication values, the interrupt mask logic having a third register for
22	selectively masking individual indication values to output an interrupt value
23	responsive to a write by the host processor to the third register;
24	an interrupt memory location, coupled to the interrupt mask logic, for
25	storing the interrupt value and for reading by the host processor; and
26	interrupt means, coupled to the interrupt memory location, for
27	generating the interrupt signal to the host processor responsive to the interrupt
28	value, wherein the host includes host software having a plurality of subroutines
29	and the counter mask logic includes:
30	means for incrementing a counter value in the first register
31	responsive to a first host signal generated by at least a first subroutine;
32	and
33	means for decrementing the counter value in the first register
34	responsive to a second host signal generated by at least a second
35	subroutine.
1	19. The apparatus of Claim 18, wherein the first register comprises
2	a plurality of memory cells, each memory cell coupled to an OR gate having an
3	output signal masking the subset of the plurality of indication signals
4	responsive to the counter value.
1	20. The apparatus of Claim 18, wherein the counter value in the first
2	register is between 0 and a positive number.
1	21. A network adapter for transferring data between a network
2	transceiver, coupled with a network, and a host system having a host
3	processor and host software subroutines, the network adapter generating a
4	plurality of indication signals in response to the transferring of data for
5	management by the host processor to present an interrupt signal to the host
_	

processor, comprising:

counter mask logic for receiving the plurality of indication signals and capable of selectively masking at least a subset of the plurality of indication signals, the counter mask logic having a first register for selectively masking the subset of the plurality of indication signals responsive to the host processor writing to the first register during a host software subroutine;

indication mask logic, coupled to the counter mask logic, for receiving individual indication signals from among the plurality of indication signals and capable of selectively masking the individual indication signals to output individual indication values, the indication mask logic having a second register for selectively masking the individual indication signals responsive to a write by the host processor to the second register;

a first indication memory location, coupled to the indication mask logic, for storing the individual indication values representing high priority individual indication signals and for reading by the host processor during a host software subroutine;

a second indication memory location, coupled to the indication mask logic, for storing the individual indication values representing low priority individual indication signals and for reading by the host processor during a host software subroutine:

interrupt mask logic, coupled to the first and second indication memory locations, for selectively disabling individual indication values that were not disabled by the indicating mask logic, the interrupt mask logic having a third register selectively disabling individual indication values responsive to a write by the host processor to the third register;

a first interrupt memory location, coupled to the interrupt mask logic, for storing an interrupt value representing individual high priority indication values and for reading by the host processor;

a second interrupt memory location, coupled to the interrupt mask logic, for storing an interrupt value representing individual low priority indication values and for reading by the host processor; and

<i>51</i>	interrupt means, coupled to the first and second interrupt memory
38	locations, for generating the interrupt signal to the host processor responsive
39	to the interrupt value.
1	22. A method for managing transfer of signals from a network
2	interface device to a host system, the signals indicating events caused or
3	detected by the network interface device, comprising:
4	identifying events about which the host should have knowledge;
5	selectively masking at least a portion of the events with a first mask to
6	output a first indication signal;
7	storing the first indication signal in a host accessible store in response to
8	the first mask;
9	identifying events from the first indication signal to interrupt the host; and
10	selectively masking at least a portion of the first indication signal with a
11	second mask to output a second indication signal to interrupt the host.
1	23. The method of Claim 22, further comprising:
2 .	generating a host interrupt signal in response to the second indication
3	signal; and
4	supplying the host interrupt signal to the host.
1	24. The method of claim 22, further comprising:
2	dynamically altering the first and second masks in response to activity in
3	the host.
1	25. A method of managing indication signals by a host processor, the
2	indication signals generated from a network adapter in response to data
3	transfer events occurring at the network adapter, comprising:
4	providing the indication signals along a portion of a data path between the
5	network adapter and the host processor;
6	selectively masking at least a subset of the indication signals at a first
7	mask, the first mask having a first mask pattern, to output a set of first masked
8	signals;

9	selectively masking at least a subset of the first masked signals at a
10	second mask, the second mask having a second mask pattern, to output a set
11	of second masked signals; and
12	presenting a host interrupt signal to the host processor in response to the
13	indication signals, the first mask, and the second mask.
1	26. The method of Claim 25, further comprising:
2	controlling, by the host processor, the first mask pattern and the second
3	mask pattern of the first mask and the second mask, respectively, to control
4	the selective masking steps at the first mask and the second mask.
1	27. The method of Claim 26, further comprising:
2	storing the set of first masked signals and the set of second masked
3	signals at a memory location.
1	28. The method of Claim 27, wherein the step of storing comprises:
2	storing the set of first masked signals at a first memory location; and
3	storing the set of second masked signals at a second memory location.
1 .	29. The method of Claim 27, wherein the step of presenting the host
2	interrupt signal to the host processor is accomplished by the host processor
3	reading the memory location.
1	30. The method of Claim 26, including generating the host interrupt
2	signal in response to the second masked signals and reading the first masked
3	signals to learn of events not subject of host interrupt signals.